Avinash Patil,S. C. Patil,D. S. Bormane, Sushma Wadar,




Vedic mathematics,Urdhva-Tiryagbhyam sutra,Dwandva Yog,Duplex Property,


The contribution made by authors in the research work carried out on square operation is bought forward operated on a four and eight-bit number using duplex property of number based on Vedic mathematics. The conventional method of computing square of a number follows the polynomial multiplication of the same number to find the square. The said method requires the area and power consumption is not sufficiently optimized considering today’s low power application needs. The proposed method of computing the square of a number presented here is based on the Dwandva yog of Vedic mathematics which also called as duplex property of a number. The duplex method of calculating the square of number gives the online solution which can be easily calculated mentally and the efforts were to prove the same with the electronic circuit. The implementation of the square algorithm using polynomial multiplication and Vedic mathematics based duplex property for square operation is carried out with VHDL coding on the Xilinx Vivado 2015 ISE tool and the FPGA used is Artix7 device: 7a35tcpg236-1. The results were compared with 4-bit as well as 8-bit operation using both algorithms for a square operation are it is observed that the speed of operation is improved by 20 % whereas the hardware resources utilized were reduced by 66 %.


I. Avinash Patil1,DrShailaja Patil2,Dr D S Bormane3,Sushma Wadar4 “Novel Technique of Finding Square of Number to Reduce the Resources Utilized on Reconfigurable Hardware Logic”, 7th -8th Sept 2018 at GRT institute of Technology, Chennai, IEEE conference
II. Avinash Patil1, DrShailaja Patil2,Y V Chavan2 , Sushma Wadar3 “Division operation based on Vedic Mathematics”, 2nd -3rd Dec 2016 at RSCOE JSPMS, IEEE conference
III. Avinash Patil1, Y V Chavan2 , Sushma Wadar3 “Performance analysis of Multiplication operation based on Vedic mathematics” 21st ,22nd Oct 2016, Allahabad, IEEE conference
IV. C. M. Kim, “Multiplier design based on ancient indianvedic mathematics,” IEEE, vol. 11, pp. 3686–3689, 2008.
V. HimanshuThapliyal, SaurabhKotiyal and M. B Srinivas, “Design and Analysis of A Novel Parallel Square and Cube Architecture Based On Ancient Indian Vedic Mathematics”, Centre for VLSI and Embedded System Technologies, International Institute of Information Technology, Hyderabad, 500019, India, 2005 IEEE.
VI. Honey DurgaTiwari, GanzorigGankhuyag, Chan Mo Kim, Yong Beom Cho, “Multiplier design based on Ancient Vedic Mathematics”,978-1-4244-2599-0/08/$25.00 © 2008, IEEE.
VII. Jagadguru Swami Sri Bharati Krishna Tirthji Maharaja,“Vedic Mathematics”, MotilalBanarsidas, Varanasi, India, 1986, Book.
VIII. M. Ramalatha, K. Deena Dayalan, P. Dharani, S. Deborah Priya, “High Speed Energy Efficient ALU Design using Vedic Multiplication Techniques”, 978-1-4244-3834-1/09, 2009 IEEE.
IX. PrabirSaha, Arindam Banerjee, Partha Bhattacharyya, AnupDandapat “”High Speed ASIC Design of Complex Multiplier Using Vedic Mathematics” Proceeding of the 2011 IEEE Students’ Technology Symposium 14-16 January, 2011, lITKharagpur
X. Stuart F. Obermann and Michael J. Flynn, Division algorithms and implementations,” IEEE Transactions on Computers, 46(8):833–854, August 1997.
XI. Sudhanshu Mishra, MaoranjanPradhan,” Synthesis Comparison of KaratsubaMultiplierusing Polynomial Multiplication, Vedic Multiplier and Classical Multiplier”. International Journal of Computer Applications (0975 – 8887) Volume 41– No.9, March 2012
XII. T. Prabakar, “Design and fpga implementation of binary squarer using vedic mathematics,” IEEE, 2013.

View | Download