Authors:
Biswarup Mukherjee,DOI NO:
https://doi.org/10.26782/jmcms.2024.07.00005Keywords:
Booth Algorithm,GDI,Low power VLSI,Multiplier,Wallace Tree architecture,Abstract
In contemporary portable electronic devices featuring real-time DSP chips, a pivotal challenge lies in minimizing power consumption. The efficiency of these DSP chips is directly impacted by the substantial power dissipation of their multiplier sub-circuits. Consequently, numerous architectures emphasizing low-power consumption, high-speed operation, and compact layout structures for multiplier units have emerged in the literature over recent decades. This manuscript offers insights into select state-of-the-art fixed-width multiplier architectures tailored for low-power operation, presenting a detailed comparative analysis in terms of power consumption, area utilization, and processing delay. Notable among the fixed-width multiplier architectures are the serial, array, Vedic, Booth, Wallace-tree, and Modified Booth-Wallace designs. For operations involving larger operands, the Modified Booth-Wallace architecture is favored due to its reduced latency. This study concentrates on a comprehensive examination and evaluation of various low-power fixed-width multiplier architectures, highlighting diverse operand sizes. Simulation-based assessments utilizing the 45nm PTM model indicate that the Modified Booth-Wallace tree architecture achieves a 73% reduction in latency compared to a basic array multiplier. Moreover, CMOS-based designs demonstrate superior noise margin performance compared to GDI and CCGDI techniques. Notably, the dynamic voltage-controlled CCGDI-based architecture showcases a 60% enhancement in Power-Delay Product (PDP) compared to the conventional CMOS-based Modified Booth-Wallace multiplier architecture. The manuscript's novelty lies in its succinct overview of the latest multiplier architectures implemented at the 45nm technology node, specifically tailored for low-power DSP chips.Refference:
I. Arkadiy Morgenshtein, Alexander Fish, and Israel A. Wagner. : ‘Gate-Diffusion Input (GDI): A Power-Efficient Method for Digital Combinatorial Circuits’. IEEE Transaction on VLSI Systems. Vol. 10(5), pp. 566-581, October 2002. 10.1109/TVLSI.2002.801578
II. B. Mukherjee, A Ghosal. : ‘Counter Based Low Power, Low Latency Wallace Tree Multiplier Using GDI Technique for On-chip Digital Filter Applications’. IEEE International Conference on Devices for Integrated Circuit (DevIC), March 2019. 10.1109/DEVIC.2019.8783456
III. B. Mukherjee, A Ghosal. : ‘Design and Analysis of a Low Power High Performance GDI Based Radix 4 Multiplier Using Modified Booth Wallace Algorithm’. IEEE Electron Device Kolkata Conference (2018 IEEE EDKCON), 2018. 10.1109/EDKCON.2018.8770494
IV. B. Mukherjee, A Ghosal. : ‘Design and Implementation of Low Power, High Speed, Area Efficient Gate Diffusion Input Logic Based Modified Vedic Multiplier for Digital Signal Processor’. RAICMHAS International Conference. 2019.
V. B. Mukherjee, A. Ghosal. : ‘Design of a low power, double throughput CCGDI based radix-4 MBW multiplier and accumulator (MAC) unit for on-chip RISC processors of MEMS sensor’. Journal of Micromechanics and Microengineering. Vol. 29(6), pp. 064003, 2019. 10.1088/1361-6439/ab1504
VI. B. Mukherjee, A. Ghosal. : ‘Low Power Dynamic Voltage Scaling CCGDI Based Radix-4 MBW Multiplier Using Parallel HA and FA Counters for On-Chip Filter Applications’. Sadhana, Academy Proceedings in Engineering Sciences. Vol 45(1), article id: 0119, 2020. 10.1007/s12046-020-01340-2
VII. B. Mukherjee, B Roy, A Biswas, A Ghosal. : ‘Cyclic Combinational Gate diffusion input (CCGDI) technique‐a new approach of low power digital combinational circuit design’. IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT). pp. 1‐6, 2015. 10.1109/ICECCT.2015.7226150
VIII. B. Mukherjee, B Roy, A Biswas, A Ghosal. : ‘Design of a low power 4×4 multiplier based on five transistor (5‐T) half adder, eight transistor (8‐T) full adder & two transistor (2‐T) AND gate’. IEEE 2nd International conference on Computer, Communication, Control and Information Technology (C3IT). 2015. 10.1109/C3IT.2015.7060143
IX. Binta Lamba, Anurag Sharma. : ‘A review paper on different multipliers based on their different performance parameters’. 2nd International Conference on Inventive Systems and Control (ICISC). Pp.324-327, 2018. 10.1109/ICISC.2018.8399088
X. C. J. Norris and S. Kim. : ‘An Approximate and Iterative Posit Multiplier Architecture for FPGAs’. IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea 2021, pp. 1-5, 10.1109/ISCAS51556.2021.9401158.
XI. Christian Piguet. ‘Low-Power CMOS Circuits Technology, Logic Design and CAD Tools’. CRC Press. Taylor & Francis Group, 2006
XII. Christopher Fritz , Adly T. Fam. ‘Fast Binary Counters Based on Symmetric Stacking’. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. Vol. 25(10), pp. 2971–2975, 2017. 10.1109/TVLSI.2017.2723475
XIII. Glenn Colón-Bonet, Paul Winterrowd. : ‘Multiplier Evolution: A Family of Multiplier VLSI Implementations’. The Computer Journal. Vol. 51(5), pp. 585-594, 2008. 10.1093/comjnl/bxm123
XIV. H. Xue, R. Patel, N. V. V. K. Boppana, S. Ren. : ‘Low-power-delay-product radix-4 8*8 Booth multiplier in CMOS’. Electronics Letters. Vol. 54(6), pp. 344-346, 2018. 10.1049/el.2017.3996
XV. H. Zhang and S. -B. Ko. : ‘Design of Power Efficient Posit Multiplier’. IEEE Transactions on Circuits and Systems II: Express Briefs. Vol. 67(5), pp. 861-865, May 2020, 10.1109/TCSII.2020.2980531.
XVI. J. L. Gustafson and I. Yonemoto. : ‘Beating floating point at its own game: Posit arithmetic’. Supercomput. Front. Innovat. Int. J., Vol. 4(2), pp. 71–86, Jun. 2017.
XVII. Jiang H, Han J, Qiao F, Lombardi F., : ‘Approximate Radix-8 Booth Multipliers for Low-Power and High-Performance Operation’. IEEE Transactions on Computers. Vol.65, pp: 2638–2644, 2016. 10.1109/TC.2015.2493547
XVIII. M. Lanuzza, P. Corsonello and S. Perri. : ‘Fast and Wide Range Voltage Conversion in Multisupply Voltage Designs’. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. Vol. 23(2), pp. 388-391, 2015. 10.1109/TVLSI.2014.2308400.
XIX. M. Mottaghi-Dastjerdi, A. Afzali-Kusha and M. Pedram. : ‘BZ-FAD: A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture’. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. Vol. 17(2), pp. 302-306, Feb. 2009. 10.1109/TVLSI.2008.2004544
XX. Md. W. Allam. : ‘New Methodologies for Low-Power High-Performance Digital VLSI Design’. PhD. Thesis, University of Waterloo, Ontario, Canada, 2000.
XXI. N.Anuar, Y. Takahashi,T. Sekine. : ‘4×4-bit array two phase clocked adiabatic static CMOS logic multiplier with new XOR’. IEEE VLSI System on Chip Conference (VLSI-SoC). Pp.364-368, 2010. 10.1109/VLSISOC.2010.5642688
XXII. Neil Weste and David Harris. : ‘CMOS VLSI Design: A Circuits and Systems Perspective’. Addison-Wesley Publishing Company, (4th. ed.), USA, pp: 476-490, 2010.
XXIII. P. Mehta and D. Gawali. : ‘Conventional versus Vedic Mathematical Method for Hardware Implementation of a Multiplier’. International Conference on Advances in Computing, Control, and Telecommunication Technologies. pp. 640-642, 2009. 10.1109/ACT.2009.162
XXIV. R. Patel, Y. S. Chauhan. : ‘Multiplier design and performance comparison using reversible and conventional logic gates’. Annual IEEE India Conference (INDICON), New Delhi, 2015. pp. 1-6, 10.1109/INDICON.2015.7443439.
XXV. Rabaey J.M., A. Chandrakasan, B.Nikolic. : ‘Digital Integrated Circuits, A Design’. 2nd 2002, prentice Hall, Englewood Cliffs,NJ.
XXVI. Ron S. Waters, Earl E. Swartzlander. : ‘A Reduced Complexity Wallace Multiplier Reduction’. IEEE Transaction on Computers. Vol.59(8), pp. 1134-1137, 2010. 10.1109/TC.2010.103
XXVII. S. K. Chen, C. W. Liu, T. Y. Wu and A. C. Tsai. : ‘Design and Implementation of High-Speed and Energy-Efficient Variable-Latency Speculating Booth Multiplier (VLSBM)’. IEEE Transactions on Circuits and Systems I: Regular Papers. Vol. 60(10), pp. 2631-2643, 2013, 10.1109/TCSI.2013.2248851.
XXVIII. Shahzad Asif, Yinan Kong. : ‘Design of an algorithmic Wallace multiplier using high speed counters’. Proceedings of IEEE International Conference on Computer Engineering & Systems (ICCES), Cairo, Egypt. PP: 133 – 138, 2015. 10.1109/ICCES.2015.7393033
XXIX. Shuli Gao, D. Al-Khalili, J. M. P. Langlois and N. Chabini. : ‘Decimal floating-point multiplier with binary-decimal compression based fixed-point multiplier’. IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE), Windsor, ON, Canada, 2017, pp. 1-6, 10.1109/CCECE.2017.7946692.
XXX. Sreehari Veeramachaneni, Lingamneni Avinash, M. Kirthi Krishna, M.B. Srinivas. : ‘Novel Architectures for Efficient (m, n) Parallel Counters’. Proceedings of ACM Great Lakes Symposium on VLSI . Stresa – Lago Maggiore, Italy. Vol. 11(13), PP: 188-191, 2007. 10.1145/1228784.1228833
XXXI. Wang J. S, Kuo C. S, and Yang T. H., : ‘Low-power fixed-width array multipliers’. Proc. IEEE Symp. Low Power Electron. Des. pp. 307–312, 2004. 10.1109/LPE.2004.241092
XXXII. X. Zhang, F. Boussaid and A. Bermak. : ‘32 Bit X 32 Bit Multiprecision Razor-Based Dynamic Voltage Scaling Multiplier With Operands Scheduler’. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. Vol. 22(4), pp. 759-770, 2014. 10.1109/TVLSI.2013.2252032
XXXII. Z. Huang and M. D. Ercegovac. : ‘High-performance low-power left to right array multiplier design’. IEEE Trans. Computers. Vol. 54(2), pp. 272–283, 2005. 10.1109/TC.2005.51