Authors:
Keshav Kumar,Dr Chinnaiyan Ramasubramanian,Bishwajeet Pandey,DOI NO:
https://doi.org/10.26782/jmcms.2026.01.00004Keywords:
FPGA,Lightweight Cryptography,IoT Security,Power Optimisation,LAES Algorithm,Area,Data Privacy,VIVADO,Abstract
Background: The growing need for secure communication on resource-constrained systems, such as those in the Internet of Things (IoT), has led to a significant increase in demand for lightweight symmetric ciphers. Nevertheless, different techniques and implementations exist, making the selection of the optimal security solution for a particular application challenging. Objective: This study primarily focuses on implementing an optimised Lightweight Advanced Encryption Standard (LAES) algorithm in hardware to address the critical need for energy-efficient security solutions for IoT devices. Methods: This study implements LAES to meet the security requirements for IoT devices. The Kintex 7 and Spartan 7 FPGAs (Field Programmable Gate Arrays) are utilised for implementation, with critical performance metrics such as hardware area utilisation used to evaluate performance. The algorithm eliminates the computationally expensive MixColumns operation from standard AES while maintaining essential security transformations. Performance evaluation focused on hardware resource utilisation (LUTs, FFs, IO) and power consumption across clock frequencies ranging from 1 ns to 20 ns. Results: The results indicate significant advancements in achieving area and power-efficient designs. Our findings show that the reduction in power consumption is by 95.29% and 92.07% as compared to existing models. The area consumption, such as LUTs, FFs, and IO, has also been significantly decreased compared to existing models. Conclusions: The proposed LAES architecture demonstrates that strategic algorithm optimisation can yield substantial improvements in both power efficiency and hardware utilisation without compromising security, making it highly suitable for IoT deployment.Refference:
I. Aditya, Yashwant, and Keshav Kumar. “Implementation of High-Performance AES Crypto Processor for Green Communication.” Telematique, vol. 21, no. 1, 2022, pp. 6808-6816.
II. Aditya, Yashwant, and Keshav Kumar. “Implementation of Novel Power Efficient AES Design on High Performance FPGA.” NeuroQuantology, vol. 20, no. 10, 2022, p. 5815.
III. Ahmed, Salman, et al. “Lightweight AES Design for IoT Applications: Optimizations in FPGA and ASIC with DFA Countermeasure Strategies.” IEEE Access, 2025.
IV. Balaji Naik, Bhukya, et al. “Implementation of the AES Algorithm on FPGA.” International Conference on Emerging Research in Computing, Information, Communication and Applications, Springer Nature Singapore, 2023, pp. 89-99.
V. Bisht, Neeraj, Bishwajeet Pandey, and Sandeep Kumar Budhani. “Comparative Performance Analysis of AES Encryption Algorithm for Various LVCMOS on Different FPGAs.” World Journal of Engineering, vol. 20, no. 4, 2023, pp. 669-680.
VI. Çavuşoğlu, Ü., et al. “A Novel Hybrid Encryption Algorithm Based on Chaos and S-AES Algorithm.” Nonlinear Dynamics, vol. 92, no. 4, 2018, pp. 1745-1757.
VII. Equihua, Christian, et al. “A Low-Cost and Highly Compact FPGA-Based Encryption/Decryption Architecture for AES Algorithm.” IEEE Latin America Transactions, vol. 19, no. 9, 2021, pp. 1443-1450.
VIII. Guillén-Fernández, O., et al. “On the Synchronization Techniques of Chaotic Oscillators and Their FPGA-Based Implementation for Secure Image Transmission.” PloS One, vol. 14, no. 2, 2019, p. e0209618.
IX. Kumar, Keshav, et al. “A Design of Power-Efficient AES Algorithm on Artix-7 FPGA for Green Communication.” 2021 International Conference on Technological Advancements and Innovations (ICTAI), IEEE, 2021, pp. 561-564.
X. Kumar, Keshav, K. R. Ramkumar, and Amanpreet Kaur. “A Design Implementation and Comparative Analysis of Advanced Encryption Standard (AES) Algorithm on FPGA.” 2020 8th International Conference on Reliability, Infocom Technologies and Optimization (Trends and Future Directions) (ICRITO), IEEE, 2020, pp. 182-185.
XI. Kumar, Keshav, K. R. Ramkumar, and Amanpreet Kaur. “A Lightweight AES Algorithm Implementation for Encrypting Voice Messages Using Field Programmable Gate Arrays.” Journal of King Saud University-Computer and Information Sciences, vol. 34, no. 6, 2022, pp. 3878-3885.
XII. Kumar, Keshav, Chinnaiyan Ramasubramanian, and Bishwajeet Pandey. “Low Area Design and Implementation of Lightweight Encryption Algorithm on FPGA for IoT Devices.” 2025 IEEE 4th International Conference on AI in Cybersecurity (ICAIC), IEEE, 2025, pp. 1-4.
XIII. Kumar, Thanikodi Manoj, et al. “A Low Area High Speed FPGA Implementation of AES Architecture for Cryptography Application.” Electronics, vol. 10, no. 16, 2021, p. 2023.
XIV. Lara-Nino, Carlos Andres, Miguel Morales-Sandoval, and Arturo Diaz-Perez. “Novel FPGA- based low-cost hardware architecture for the PRESENT block cipher.” In 2016 Euromicro Conference on Digital System Design (DSD), pp. 646-650. IEEE, 2016.
XV. Maazouz, Mohamed, et al. “FPGA Implementation of a Chaos-Based Image Encryption Algorithm.” Journal of King Saud University-Computer and Information Sciences, vol. 34, no. 10, 2022, pp. 9926-9941.
XVI. Pandey, Bishwajeet, et al. “Energy-Efficient Implementation of AES Algorithm on 16nm FPGA.” 2021 10th IEEE International Conference on Communication Systems and Network Technologies (CSNT), IEEE, 2021, pp. 740-744.
XVII. Prakash, Brahm, and Vrinda Gupta. “An Improved Unified AES Implementation Using FPGA.” International Journal of Embedded and Real-Time Communication Systems (IJERTCS), vol. 13, no. 1, 2022, pp. 1-12.
XVIII. Priya, I., et al. “FPGA Implementation of AES Algorithm for High Speed Applications.” Analog Integrated Circuits and Signal Processing, 2022, pp. 1-11.
XIX. Priyanka Brahmaiah, V., et al. “Implementation of AES Algorithm.” International Conference on Information and Communication Technology for Intelligent Systems, Springer Nature Singapore, 2023, pp. 161-171
XX. Sawant, A. G., V. N. Nitnaware, and A. A. Deshpande. “Spartan-6 FPGA Implementation of AES Algorithm.” ICCCE 2019, Springer, Singapore, 2020, pp. 205-211.
XXI. Siva Balan, N., and B. S. Murugan. “Low Area FPGA Implementation of AES Architecture with EPRNG for IoT Application.” Journal of Electronic Testing, vol. 38, no. 2, 2022, pp. 181-193.
XXII. Sornalatha, R., et al. “FPGA Implementation of Protected Compact AES S–Box Using CQCG for Embedded Applications.” Smart Intelligent Computing and Communication Technology, IOS Press, 2021, pp. 396-401.
XXIII. Sreekanth, Muttuluru, and R. K. Jeyachitra. “Implementation of Area-Efficient AES Using FPGA for IOT Applications.” International Journal of Embedded Systems, vol. 15, no. 4, 2022, pp. 354-362.
XXIV. Yang, Cheng-Hsiung, and Yu-Sheng Chien. “FPGA Implementation and Design of a Hybrid Chaos-AES Color Image Encryption Algorithm.” Symmetry, vol. 12, no. 2, 2020, p. 189.
XXV. Yazdeen, Abdulmajeed Adil, et al. “FPGA Implementations for Data Encryption and Decryption via Concurrent and Parallel Computation: A Review.” Qubahan Academic Journal, vol. 1, no. 2, 2021, pp. 8-16